## REMARKS

Claims 1-20 are pending. Claims 1, 8 and 21 have been amended herein. Claims 1, 8 and 21 as amended are fully supported in the detailed description. No new matter has been added to the specification

## Section 35 U.S.C. 103 Rejection

12 and 21 are rejected under 35 U.S.C. 103(a) as being Winkler et al. and Wilcox. Applicants respectfully submit that the embodiments that are set forth in Claims 1, 6, 8, 12 and 21 are not rendered obvious by Applicants' Admitted unpatentable over Applicants' Admitted Prior Art (AAPA) in view of Chisholm et Prior Art (AAPA) in view of Chisholm et al., Winkler et al. and Wilcox. ∞, 9 Claims 1,

In particular AAPA in view of Chisholm et al., Winkler et al. and Wilcox does not teach or suggest "a plurality of bypass registers coupled to the bus master controller, wherein each bypass register of the plurality of bypass registers has more than 8 bits is memory mapped and aggregates disk transaction information from memory mapped data 21 recite similar transfers from a host CPU" as recited in Claim 1. (Claims 8 and recitations).

devices. As discussed, the ADMA specification is designed to add features that improve the data transfer speed and efficiency of ATA devices. Moreover, AAPA discusses several of the shortcomings of ADMA that are not addressed in the prior art. It should be AAPA discusses an ADMA specification that is designed to improve ATA type appreciated that AAPA does not discuss a plurality of memory mapped registers such as

Examiner: Lee, Chun

Art Unit: 2181

are recited in Claim 1 (Claims 8 and 21 recite similar recitations).

command address register set 311 is contended to teach the recited memory mapped command blocks that are to be transferred from a host processing side to an address on a side without local processor intervention (see abstract). In the outstanding Office Action host The command address register set 311 includes command channel host address register command address register set 311 receives command block addresses for each of the host 311 being memory mapped. It is apparent that the command address register sets 311 are not memory mapped because the addresses that it receives clearly change when it al. teaches away from a mapping of address register set 311 to memory and thus does not bypass register (see outstanding Office Action, page 5). Applicants respectfully disagree. transfers of command blocks are based on addresses that the command address register receives addresses corresponding to different command blocks. Accordingly, Chisholm et local processing side (see col. 5, lines 25-27 and 45-50). Moreover, in Chisholm et set 311 receives that correspond to command blocks and not on the address register discloses information handling system for transfer of command blocks to a local processing command channel control register 420. As discussed in Chisholm al. purportedly teach or suggest a memory mapped register as is recited in Claims 1, 8 and Chisholm et Applicants, bу understood 410 and

21 recite that a "plurality of bypass registers" are coupled to the bus master controller. Assuming arguendo that the disclosed command address register sets 311 could be considered to be memory mapped, these one register, limitations would not be met because Chisholm et al. teaches that only addition, amended Claims 1, 8 and

Examiner: Lee, Art Unit: 2181

CHAR 410, of the disclosed address register set 311 is related to addresses (see col. 6,

lines 12-20 where register CCCR 420 is associated with block count and register CHAR

410 is associated with command block memory addresses). Accordingly, Chisholm et al.

cannot reasonably be considered to teach or suggest a plurality of bypass registers that are

memory mapped as is recited in Claims 1, 8 and 21.

The relied upon Winkler et al. and Wilcox references do not remedy the

deficiencies of AAA and Chisholm et al. discussed above as regards the aforementioned

limitations related to the recited memory mapped registers. Accordingly, Applicants

and Wilcox respectfully submit that AAA in view of Chisholm et al., Winkler et al.

references do not teach or suggest the embodiment recited in Claims 1, 8 and 21.

CONCLUSION

Applicants respectfully assert that all claims are now in condition for allowance

and Applicants earnestly solicit such action from the Examiner. The Examiner is urged to

Examiner believes such action contact Applicants' undersigned representative if the

would expedite resolution of the present Application.

Respectfully submitted,

MURABITO, HAO & BARNES

Dated: November 30, 2010

Reginald A. Ratliff/ Reginald A. Ratliff Registration No. 48,098 Two North Market Street Third Floor San Jose, CA 95113 (408) 938-9060

> NVID-P000828 Serial No. 10/725,663

Ţ

Examiner: Lee, Chun Art Unit: 2181